AMD Aims to Increase Chip Efficiency by 30x by 2025

Bold intentions, but AMD has been executing to perfection - mostly

by 9SIX
amd-aims-to-increase-chip-efficiency-by- x-by-

AMD today announced an extremely ambitious goal: to reach thirty times higher energy efficiency of its EPYC CPUs and Instinct GPU accelerators by 2025. AMD itself knows how lofty a goal this is: the aim surpasses typical industry-wide efficiency improvements by 150%.

AMD’s new effort comes on the heels of its 20×25 initiative that ran from 2014 to 2020, yielding a 25x energy efficiency improvement for the company’s notebook chips (notably, this included efficiency both when the processor was at idle and under load).
AMD’s new initiative focuses specifically on AI and HPC workloads, and the company’s goals may hint at its future hardware design plans. For example, AMD plans to improve performance as it works towards its new power consumption goals, but it doesn’t simply want to throw more die area (i.e., larger chips) at the performance problem. Instead, the idea is to improve performance and performance-per-watt in lockstep to deliver both performance and efficiency gains.

As with any goal, AMD has to have a way of measuring its progress towards its goal. Given that the company is focused on performance in AI and HPC workloads, AMD has settled on FP16 or BF16 FLOPS (Linpack DGEMM kernel FLOPS with 4k matrix size), meaning it uses a data type that is commonly used for AI training workloads.

AMD has set a baseline performance measurement with the aggregate performance of an existing system (compute node) with four MI50 GPUs and one EPYC Rome 7742 CPU. This has been defined as the baseline “2020 system.” AMD will measure milestones with new generations of server nodes with the same number of GPUs and CPUs.

It’s important to understand that AMD can make a big jump towards its goal simply by adding fixed-function (hardware-level) acceleration for BF16 and FP16 data types, thus gaining relatively ‘easy’ and large performance and efficiency gains. For instance, the MI60 supports FP16, but not BF16.

AMD tells us that it will rely upon both hardware and software optimizations to reach its goals, but was non-commital on the types of hardware acceleration we can expect along the way — the company wouldn’t confirm that it will add fixed-function BF16 acceleration to its CPUs and GPUs. This addition alone could yield an impressive performance gain in the target workloads. Additionally, software optimizations regularly lead to massive improvements with existing hardware, meaning AMD has several options to reach its goals.

Unlike AMD’s previous goal for notebook efficiency improvements, the company isn’t rolling in measurements of idle power consumption into its test methodology. Instead, the company will use typical utilization rates for these workloads (around 90%) multiplied by the data center PUE (Power Usage Effectiveness – a measure of data center efficiency). AMD says this yields a value that sticks closely to power-per-watt metrics. Here is the company’s additional information, and the formula:

“We used internal AMD lab measurements of MI50 paired with an AMD EPYC 7742 CPU which produced 5.26TF per MI50 on 4k matrix DGEMM with trigonometric data initialization, and 21.6TF of FP16 on 4k matrices. Summing up the rated power for 4 MI50s (300W TBP), the 225W TDP for EPYC and include 100W for DRAM, plus power conversion losses and overheads to get 1582W for the compute node.

HPC perf/W baseline = 4*5.26TF/1582W

AI training perf/W baseline = 4*21.56TF/1582W

Average these two metrics for the aggregate baseline.”

AMD’s energy efficiency goal comes in wake of vastly increased processing requirements for accelerated compute nodes, which carry out functions such as AI training, climate prediction, genomics, and large-scale supercomputer simulations. If AMD reaches its goal, the company says the overall energy consumption of these systems would be reduced by a staggering 97% over a five-year period.

“Achieving gains in processor energy efficiency is a long-term design priority for AMD and we are now setting a new goal for modern compute nodes using our high-performance CPUs and accelerators when applied to AI training and high-performance computing deployments,” said Mark Papermaster, AMD’s Executive Vice President and CTO. “Focused on these very important segments and the value proposition for leading companies to enhance their environmental stewardship, AMD’s 30x goal outpaces industry energy efficiency performance in these areas by 150% compared to the previous five-year period.”

AMD has already been exploring a wealth of power-efficiency improvements on its CPU and GPU designs – so much so that AMD’s Zen CPUs actually beat Intel’s best in the performance/watt ratio. The company also made massive improvements to power consumption on its RDNA 2 GPUs, claiming the energy efficiency crown from Nvidia. Part of these improvements can be attributed to manufacturing node jumps, at least on the GPU side. However, as costs for denser manufacturing processes balloon and research and development times increase, AMD clearly isn’t banking solely on these.

Rather, technologies such as 3D cache stacking (Infinity Cache as applied to RDNA 2’s chips reduces power consumption substantially) and an increasingly efficiency-first engineering approach will be required. Fixed-function acceleration and software improvements will also play a big role. It remains to be seen what techniques AMD will be looking for in order to reach this goal, but it is encouraging that the company obviously believes it can deliver this type of improvement over the next four years.

Source: tomshardware


logo lb webp

Copyright @2024 Developed by Plamen Alexandrov

This website uses cookies to improve your experience. We'll assume you're ok with this, but you can opt-out if you wish. Accept